



=====**Can\_Folding\_ADC\_Get\_Any\_Simplier?**=====




A Simple 4Bit 1GHz Level-Crossing A to D

(US Pat. 7839317)


Patent 7839317 added some further refinements such as adding a 2X current gain stage, and biasing the voltage clamping transistors with voltage source Vb to limit voltage swing to be around +/-50mV. Other than that, connecting 4 absolute current comparators in series is all that is needed to build a 4bit ADC. All the active signal path NPN transistors are shown above in black. Eight equal DC reference currents are shown in green. The input current is shown in red. Using just these elements, the current comparator produces four differential output voltages that are naturally gray coded (Shown below). The symbolic blue circuitry shows how a normal binary output can be derived.



This circuit was invented 40 years too late. It would have been possible to come out with this flash Analog to digital converter at the same time as the LM741 and LM555. Only NPNs are in the signal path. They are all minimum geometry. And not many are needed. It is not hard to translate an input voltage to a current. The result would be a very fast voltage comparator which has a multi-bit digital output. And it can track a moving input signal without needing a sample and hold.








```

.SUBCKT ABS1 V1 V2 OUT
QN1 V1 VB1 0 npnv 1
QN2 V2 VB1 0 npnv 1
QN3 VC V1 VB1 npnv 1
QN4 VC V2 VB1 npnv 1
QN5 OUT VB2 V2 npnv 1
QN6 OUT VB2 V1 npnv 1
VC VC 0 DC 4
VB2 VB22 0 DC 2.15
RB2 VB22 VB2 20k
RB1 VB1 0 60k
.ENDS

```



```

.SUBCKT ABS2 VIN V1 V2 OUT
QN1 V1 VB1 VE1 npnv 1
QN2 V2 VB1 VE2 npnv 1
QN3 VCC V1 VB1 npnv 1
QN4 VCC V2 VB1 npnv 1
QN5 OUT VB2 V2 npnv 1
QN6 OUT VB2 V1 npnv 1
QN7 VIN VIN2 V1 npnv 1
QN8 VCC VIN2 V1 npnv 1.02
VCC VCC 0 DC 6
VB2 VB22 0 DC 2.45
RB2 VB22 VB2 1m
RB1 VB1 VBB 8k
QN7B VBB VBB 0 npnv 1
RBP VIN VIN2 1
RQ1 VE1 0 200
RQ2 VE2 0 200
VCL VCL VB2 DC .4
*QCL VCC VCL OUT npnv 1
.ENDS

```

```

.control
set pensize = 2
run
plot v(v3) -v(out) v(v7) -v(v6) v(v11) -v(v10)
plot v(v3) -v(out) v(v7) -v(v6) v(v11) -v(v10) xlimit 320n 520n

plot d0 .95*d1 .85*d2 .75*d3
plot v(d0) .95*v(vxor1) .85*v(vxor2) .75*v(vxor3)
.endc
.end

```